Share Email Print
cover

Proceedings Paper

System-on-chip architecture with media DSP and RISC core for media application
Author(s): Peng Liu
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Systems-on-chips provide single-chip solutions in many embedded applications to meet the applications size and power requirements. Media processing such as real-time compression and decompression of video signal is now expected to be the driving force in the evolution of media processor. The MediaSoC322xA consists of two fully programmable processor cores and integrates digital video encoder. The programmable cores toward a particular class of algorithms: the MediaDSP3200 for RISC/DSP oriented functions and multimedia processing, and the RISC3200 for bit stream processing and control function. Dedicated interface units for DRAM, SDRAM, Flash, SRAM, on screen display and the digital video encoder are connected via a 32-bit system bus with the processor cores. The MediaSoC322xA is fabricated in a 0.18um 6LM standard-cell SMIC CMOS technology, occupies about 20mm2, and operates at 180MHz. The MeidaSoC322xA are used to audio/video decoder for embedded multimedia application.

Paper Details

Date Published: 10 February 2006
PDF: 9 pages
Proc. SPIE 6074, Multimedia on Mobile Devices II, 60740D (10 February 2006); doi: 10.1117/12.643258
Show Author Affiliations
Peng Liu, Zhejiang Univ. (China)


Published in SPIE Proceedings Vol. 6074:
Multimedia on Mobile Devices II
Reiner Creutzburg; Jarmo H. Takala; Chang Wen Chen, Editor(s)

© SPIE. Terms of Use
Back to Top