Share Email Print
cover

Proceedings Paper

Integrated self-aligned quadruple patterning flow for sub-7nm application
Author(s): Eric Liu; Sophie Thibaut; Akiteru Ko; Peter Biolsi
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

Device size shrinkage has been one of the most effective methods in the semiconductor industry for the purpose of cost reduction and performance enhancement. In order to achieve the size requirement at the nanometer level, there are several patterning techniques, such as extreme ultra violet lithography and self-aligned multi-patterning, which have attracted intensive attention from the industry. One of the most popular patterning methods is self-aligned multiple patterning (SAMP). This method relies on self-alignment of a sidewall spacer to transfer into desirable patterns. After transferring, the resulting patterns will have half the pitch of the original structure. The process can be repeated for additional pitch halving in term of size shrinkage. This method has been adapted for high volume production in the advance semiconductor technology node for the past several years. It provided supreme performance in terms of physical performance such as line width roughness (LWR) and critical dimension uniformity (CDU). However, due to the process complexity, this technique usually suffers the pitch walking effect and relatively high cost and long turn-around time compared with the direct patterning method. In this paper, we studied several integration flows for sub-30nm pitch line and space including 193i SAQP and EUV SADP schemes. A general cost analysis is performed to compare the differences in cost and number of processing steps. Besides the manufacturability, we summarized a comprehensive line and space performance comparison between these flows in term of physical performance (CD, LWR, LER and SWR) and the potential impact factors for pattern process control such as sidewall angle and step height.

Paper Details

Date Published: 29 March 2019
PDF: 10 pages
Proc. SPIE 10963, Advanced Etch Technology for Nanopatterning VIII, 109630R (29 March 2019); doi: 10.1117/12.2515076
Show Author Affiliations
Eric Liu, TEL Technology Ctr., America, LLC (United States)
Sophie Thibaut, TEL Technology Ctr., America, LLC (United States)
Akiteru Ko, TEL Technology Ctr., America, LLC (United States)
Peter Biolsi, TEL Technology Ctr., America, LLC (United States)


Published in SPIE Proceedings Vol. 10963:
Advanced Etch Technology for Nanopatterning VIII
Richard S. Wise; Catherine B. Labelle, Editor(s)

© SPIE. Terms of Use
Back to Top
PREMIUM CONTENT
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?
close_icon_gray