Share Email Print

Proceedings Paper

Advanced overlay analysis through design based metrology
Author(s): Sunkeun Ji; Gyun Yoo; Gyoyeon Jo; Hyunwoo Kang; Minwoo Park; Jungchan Kim; Chanha Park; Hyunjo Yang; Donggyu Yim; Kotaro Maruyama; Byungjun Park; Masahiro Yamamoto
Format Member Price Non-Member Price
PDF $17.00 $21.00

Paper Abstract

As design rule shrink, overlay has been critical factor for semiconductor manufacturing. However, the overlay error which is determined by a conventional measurement with an overlay mark based on IBO and DBO often does not represent the physical placement error in the cell area. The mismatch may arise from the size or pitch difference between the overlay mark and the cell pattern. Pattern distortion caused by etching or CMP also can be a source of the mismatch. In 2014, we have demonstrated that method of overlay measurement in the cell area by using DBM (Design Based Metrology) tool has more accurate overlay value than conventional method by using an overlay mark. We have verified the reproducibility by measuring repeatable patterns in the cell area, and also demonstrated the reliability by comparing with CD-SEM data. We have focused overlay mismatching between overlay mark and cell area until now, further more we have concerned with the cell area having different pattern density and etch loading. There appears a phenomenon which has different overlay values on the cells with diverse patterning environment. In this paper, the overlay error was investigated from cell edge to center. For this experiment, we have verified several critical layers in DRAM by using improved(Better resolution and speed) DBM tool, NGR3520.

Paper Details

Date Published: 19 March 2015
PDF: 8 pages
Proc. SPIE 9424, Metrology, Inspection, and Process Control for Microlithography XXIX, 942415 (19 March 2015); doi: 10.1117/12.2085464
Show Author Affiliations
Sunkeun Ji, SK Hynix, Inc. (Korea, Republic of)
Gyun Yoo, SK Hynix, Inc. (Korea, Republic of)
Gyoyeon Jo, SK Hynix, Inc. (Korea, Republic of)
Hyunwoo Kang, SK Hynix, Inc. (Korea, Republic of)
Minwoo Park, SK Hynix, Inc. (Korea, Republic of)
Jungchan Kim, SK Hynix, Inc. (Korea, Republic of)
Chanha Park, SK Hynix, Inc. (Korea, Republic of)
Hyunjo Yang, SK Hynix, Inc. (Korea, Republic of)
Donggyu Yim, SK Hynix, Inc. (Korea, Republic of)
Kotaro Maruyama, NGR Inc. (Japan)
Byungjun Park, NGR Inc. (Japan)
Masahiro Yamamoto, NGR Inc. (Japan)

Published in SPIE Proceedings Vol. 9424:
Metrology, Inspection, and Process Control for Microlithography XXIX
Jason P. Cain; Martha I. Sanchez, Editor(s)

© SPIE. Terms of Use
Back to Top
Sign in to read the full article
Create a free SPIE account to get access to
premium articles and original research
Forgot your username?